


8		7		6		5		4		3		2		1				
D	PAGE	CONTENTS													GREYBULL REV 1.0 FAB M RETAIL			
	[1]	COVER PAGE																
	[2]	SOC, PCIEX + CLOCKS + VIDEO																
	[3]	SOC POWER, MEM+CPUCORE+MEMCORE+NBCORE+MISC																
	[4]	SOC POWER, V_GFXCORE + VSS																
	[5]	SOC, MEMOERY PARTITION C + D																
	[6]	SOC, MEMORY PARTITION A + B																
	[7]	SOC, VSS + SPARE																
	[8]	SOC, DEBUG + SB SIGNALS																
C	[9]	SOC, DECOUPLING																
	[10]	SOC, DECOUPLING																
	[11]	SOC, DECOUPLING																
	[12]	MEMORY CHANNEL D																
	[13]	MEMORY CHANNEL D																
	[14]	MEMORY CHANNEL D, DECOUPLING																
	[15]	MEMORY CHANNEL C																
	[16]	MEMORY CHANNEL C																
	[17]	MEMORY CHANNEL C, DECOUPLING																
B	[18]	MEMORY CHANNEL B																
	[19]	MEMORY CHANNEL B																
	[20]	MEMORY CHANNEL B, DECOUPLING																
	[21]	MEMORY CHANNEL A																
	[22]	MEMORY CHANNEL A																
	[23]	MEMORY CHANNEL A, DECOUPLING																
	[24]	KIC, USB																
	[25]	KIC, PCIEX + SATA + VIDEO																
	[26]	KIC, SMC																
A	[27]	KIC, FACET																
	[28]	KIC, POWER																
	[29]	KIC, CLOCKS + STRAPPING + POR																
	[30]	KIC, POWER																
	[31]	KIC, DECOUPLING																
	[32]	CONTROLLER, ETHERNET																
	[33]	EMMC																
	[34]	CONN, RJ45 + TOSLINK																
	[35]	CONN, USB																
[36]	CONN, USB																	
[37]	CONN, HDMI IN																	
RULES: (APPLIED WHEN POSSIBLE)																		
1.) MSB TO LSB IS TOP TO BOTTOM																		
2.) WHEN POSSIBLE: INPUTS ON LEFT, OUTPUTS ON RIGHT																		
3.) ORDER OF PAGES=CHIP INTERFACES, TERMINATION, POWER, DECOUPLING																		
4.) AVOID USING OFF PAGE CONNECTORS FOR ON PAGE CONNECTIONS																		
5.) LANED SIGNALS ARE GROUPED ON SYMBOLS																		
6.) TRANSMITTER NAME USED AS PREFIX WITH RX AND TX CONNECTIONS																		
7.) SUFFIX V IS USED FOR VOLTAGE RAIL SIGNAL NAMES																		
8.) SUFFIX DP AND DN ARE USED FOR DIFFERENTIAL PAIRS																		
9.) UNNAMED NETS ARE NAMED WITH /2 TEXT SIZE																		
10.) SUFFIX N FOR ACTIVE LOW OR N JUNCTION																		
11.) SUFFIX P FOR P JUNCTION																		
12.) SUFFIX EN FOR ENABLE																		
13.) SUFFIX CLK FOR CLOCKS, RST' FOR RESETS																		
14.) PWRGD FOR POWER GOOD																		
15.) REV AND FAB ARE SET USING CUSTOM VARIABLES																		
16.) TOOLS>OPTIONS>VARIABLES																		
[PAGE_TITLE=COVER PAGE]																		
DRAWING Fri May 10 13:22																		
MICROSOFT CONFIDENTIAL																		
PROJECT NAME GREYBULL_RETAIL																		
PAGE 1/72																		
CSA PAGE 1/72																		
FAB M																		
REV 1.0																		
8		7		6		5		4		3		2		1				

GREYBULL
REV 1.0
FAB M
RETAIL



[PAGE_TITLE=SOC PAGE 2]

DRAWING
Tue Jun 18 16:42:23 2008

MICROSOFT
CONFIDENTIAL

PROJECT NAME
GREYBULL_RETAIL


PAGE
3/72


CSA
PAGE
3/72


FAB
M


REV
1.0

SOC POWER, V_GFXCORE + VSS













SOC, DECOUPLING























MEMORY CHANNEL D

BYTE LANE 0
BYTE LANE 1

BYTE LANE 2
BYTE LANE 3





MS_PART#	MATL	REF_DES	TRIP	DESCR.	BOM	PROPERTY
U9C1, U8C5	EMPTY	EMPTY	MEMORY	DUMMY_BOM		



MEMORY CHANNEL D

BYTE LANE 4
BYTE LANE 5

BYTE LANE 6
BYTE LANE 7



MEMORY CHANNEL D, DECOUPLING + TERMINATION

D

C

B




A

D


C

B


A




PARTITION D DECOUPLING




MEMORY D, CHIP 0, DECOUPLING




MEMORY D, CHIP 1 DECOUPLING



MEMORY D, CHIP 2, DECOUPLING









MEMORY D, CHIP 3, DECOUPLING










MEMORY CHANNEL C

BYTE LANE 0
BYTE LANE 1

BYTE LANE 2
BYTE LANE 3





MS_PART#	MATL	REF_DES	TRUP	DESCR.	BOM	PROPERTY
U7C2,U7C1	EMPTY	EMPTY	MEMORY	DUMMY_BOM		









MEMORY CHANNEL C

BYTE LANE 4
BYTE LANE 5

BYTE LANE 6
BYTE LANE 7









MEMORY CHANNEL C, DECOUPLING + TERMINATION



MEMORY CHANNEL B

BYTE LANE 0
BYTE LANE 1

BYTE LANE 2
BYTE LANE 3









[PAGE_TITLE=MEMORY PARTITION C, LOW]



MEMORY CHANNEL B

BYTE LANE 4
BYTE LANE 5







BYTE LANE 6
BYTE LANE 7




MS_PART#	MATL	REF_DES	TRIP	DESCR.	BOM PROPERTY
U8F2, U8F1	EMPTY	EMPTY		MEMORY	
				DUMMY_BOM	



[PAGE_TITLE=MEMORY PARTITION C, HIGH]

[illegible]

MEMORY CHANNEL A







[PAGE_TITLE=MEMORY PARTITION D, LOW]



MEMORY CHANNEL A

BYTE LANE 4
BYTE LANE 5

BYTE LANE 6
BYTE LANE 7






MS_PART#	MATL	REF_DES	TRIP	DESCR.	BOM PROPERTY
U6E5, U6E3	EMPTY	EMPTY	DUMMY_BOM	MEMORY	




[PAGE_TITLE=MEMORY PARTITION D, HIGH]


MEMORY CHANNEL A, DECOUPLING + TERMINATION




PARTITION A DECOUPLING




MEMORY A, CHIP 0 DECOUPLING




MEMORY A, CHIP 1, DECOUPLING



MEMORY A, CHIP 2, DECOUPLING




MEMORY A, CHIP 3, DECOUPLING




[PAGE_TITLE=MEMORY PARTITION D, DECOUPLING, TERMINATION]


MICROSOFT	PROJECT NAME	PAGE	CSA	FAB	REV
CONFIDENTIAL	GREYBULL_RETAIL	23/72	PAGE	M	1.0





8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---





A		-		402	A
---	--	---	--	-----	---




















CONN, USB



CONN, USB

D

D

C







C

B

B

A

A



CONN, HDMI IN

D

C

B


A

D

C

B

A



CONN, HDMI OUT

D

C

B


A


D

C


B


A







CONN, LITHIUM + FAN






VREGS, BLEEDERS




VREGS, INPUT + OUTPUT FILTERS


IO/NBCORE/MEMCORE INPUT FILTER




GFX/CPU INPUT FILTER




V_GFXCORE OUTPUT FILTER




V_CPUCORE OUTPUT FILTER



5P0/3P3 INPUT FILTER



VREGS, CPUCORE



TO INCREASE CURRENT LIMIT
INCREASE ILIM RES ON PIN 20
RES OF 30KOHM EFFECTIVELY
REMOVES CURRENT LIMIT


FREQUENCY = 400KHZ, CHANGED OVER I2C
SEE DATASHEET FOR REGISTER TABLE

NCP4204 I2C ADDRESS		
0000 000	R/W	HEX
WRITE 0100 000	0	0x40
READ 0100 000	1	0x41


SVC	SVD	BOOT VOLTAGE
0	0	1.1V
0	1	1.0V
1	0	0.9V
1	1	0.8V

SLEW RATE SET BY SR RES ON PIN 27	
SLEW RATE	RESISTANCE
10MV/US	10 KOHM
20MV/US	25 KOHM
30MV/US	45 KOHM

VREGS, GFXCORE



VREGS, GFXCORE OUTPUT PHASE 1 & 2




MS_PART#	MATL	EF	DES	DESCR.	BOM	PROPERTY
Q9D1,Q9D3	X875319	-001	FET	TRA-N-CNL,5M,MOFNS,8.9 MOHM,39 V,24 A	TRUE	CPUGFX_IRF
Q9D1,Q9D3	X875313	-001	FET	TRA-N-CNL,5M,MOFNS,19 MOHM,39 V,27 A	TRUE	CPUGFX_TOS
Q9D1,Q9D3	X876425	-001	FET	TRA-N-CNL,5M,MOFNS,9 MOHM,39 V,12 A	TRUE	CPUGFX_STM
Q9D1,Q9D3	X875316	-001	FET	TRA-N-CNL,5M,MOFNS,8.8 MOHM,39 V,24 A	TRUE	CPUGFX_AOS
Q9D2,Q9D4	X875320	-001	FET	TRA-N-CNL,5M,50-BFL,3.1 MOHM,39 V,58 A	TRUE	CPUGFX_IRF
Q9D2,Q9D4	X875312	-001	FET	TRA-N-CNL,5M,50-BFL,3.5 MOHM,39 V,35 A	TRUE	CPUGFX_TOS
Q9D2,Q9D4	X878211	-001	FET	TRA-N-CNL,5M,50-BFL,4.5 MOHM,39 V,24 A	TRUE	CPUGFX_STM
Q9D2,Q9D4	X875317	-001	FET	TRA-N-CNL,5M,50-BFL,3.6 MOHM,39 V,32 A	TRUE	CPUGFX_AOS

Tue Jun 18 DRAWING 16:42:25

MICROSOFT	PROJECT NAME	PAGE	CSA PAGE	FAB	REV
2008 CONFIDENTIAL	GREYBULL_RETAIL	46/72	46/72	M	1.0

VREGS, GFXCORE OUTPUT PHASE 3 & 4



MS_PART#	MATL	REF_DES	TRU	DESCR.	BOM PROPERTY
Q9D5,Q9E1	X875319-001	FET	TRUE	CPUGFX_IRF	
Q9D5,Q9E1	X875313-001	FET	TRUE	CPUGFX_TOS	
Q9D5,Q9E1	X876425-001	FET	TRUE	CPUGFX_STM	
Q9D5,Q9E1	X875316-001	FET	TRUE	CPUGFX_AOS	
Q9D6,Q9E2	X875320-001	FET	TRUE	CPUGFX_IRF	
Q9D6,Q9E2	X875312-001	FET	TRUE	CPUGFX_TOS	
Q9D6,Q9E2	X878211-001	FET	TRUE	CPUGFX_STM	
Q9D6,Q9E2	X875317-001	FET	TRUE	CPUGFX_AOS	

VREGS, CPUCORE OUTPUT PHASE

MS_PART#	MATL	REF_DES	TRUE	DESCR.	BOM PROPERTY
Q9E3	X875319-001	FET	TRUE	FET_CPUGFX	IRF
Q9E3	X875313-001	FET	TRUE	FET_CPUGFX	TOS
Q9E3	X876425-001	FET	TRUE	FET_CPUGFX	STM
Q9E3	X875316-001	FET	TRUE	FET_CPUGFX	AOS
Q9E4	X875320-001	FET	TRUE	FET_CPUGFX	IRF
Q9E4	X875312-001	FET	TRUE	FET_CPUGFX	TOS
Q9E4	X878211-001	FET	TRUE	FET_CPUGFX	STM
Q9E4	X875317-001	FET	TRUE	FET_CPUGFX	AOS

MICROSOFT
CONFIDENTIAL

PROJECT NAME
GREYBULL_RETAIL

PAGE
48/72

CSA
PAGE
48/72

FAB
M

REV
1.0

VREGS, CPUCORE OUTPUT PHASE

MS_PART#	MATL	REF_DES	TRUE	DESCR.	BOM PROPERTY
Q9E3	X875319-001	FET	TRUE	FET_CPUGFX	IRF
Q9E3	X875313-001	FET	TRUE	FET_CPUGFX	TOS
Q9E3	X876425-001	FET	TRUE	FET_CPUGFX	STM
Q9E3	X875316-001	FET	TRUE	FET_CPUGFX	AOS
Q9E4	X875320-001	FET	TRUE	FET_CPUGFX	IRF
Q9E4	X875312-001	FET	TRUE	FET_CPUGFX	TOS
Q9E4	X878211-001	FET	TRUE	FET_CPUGFX	STM
Q9E4	X875317-001	FET	TRUE	FET_CPUGFX	AOS

MICROSOFT
CONFIDENTIAL

PROJECT NAME
GREYBULL_RETAIL


PAGE
48/72

CSA
PAGE
48/72


FAB
M

REV
1.0

VREGS, VTT TERMINATION




VREGS, NBCORE



MS_PART#	MATL	REF_DES	TRUE	DESCR.	BOM	PROPERTY
Q5F1	X875319	-001 FET	TRUE	MEMNB	IRF	
Q5F1	X875313	-001 FET	TRUE	MEMNB	TOS	
Q5F1	X876425	-001 FET	TRUE	MEMNB	STM	
Q5F1	X875316	-001 FET	TRUE	MEMNB	AOS	
Q5F2	X875320	-001 FET	TRUE	MEMNB	IRF	
Q5F2	X875312	-001 FET	TRUE	MEMNB	TOS	
Q5F2	X878211	-001 FET	TRUE	MEMNB	STM	
Q5F2	X875317	-001 FET	TRUE	MEMNB	AOS	

MICROSOFT CONFIDENTIAL	PROJECT NAME GREYBULL_RETAIL	PAGE 50/72	CSA PAGE 50/72	FAB M	REV 1.0
---------------------------	---------------------------------	---------------	----------------------	----------	------------

VREGS, MEMCORE



V_MEMCORE
DUAL SETPOINT VR
V_HI = 1.25V V_LO = 0.95V

ST5E2 IS OUTPUT VOLTAGE
SENSE RETURN
PLACE NEAR ST1002 AND
CONNECT TO GND PLANE


NOTE: FSEL RES (R1127)
2K
6K
15K

FSW
300KHZ
400KHZ
600KHZ


MS_PART#	MATL	REF_DES	TRUDESCR.	BOM PROPERTY
Q5E1	X875319-001	FET	TRA-N-CNL,SM,WFNS,8.9 MOHM,30 V,24 A	TRUE MEMNB IRF
Q5E1	X875313-001	FET	TRA-N-CNL,SM,WFNS,10 MOHM,30 V,27 A	TRUE MEMNB TOS
Q5E1	X876425-001	FET	TRA-N-CNL,SM,WFNS,9 MOHM,30 V,12 A	TRUE MEMNB STM
Q5E1	X875316-001	FET	TRA-N-CNL,SM,WFNS,8.8 MOHM,30 V,24 A	TRUE MEMNB AOS
Q5E2	X875318-001	FET	TRA-N-CNL,SM,WFNS,6.3 MOHM,30 V,24 A	TRUE MEMNB IRF
Q5E2	X875314-001	FET	TRA-N-CNL,SM,WFNS,4.4 MOHM,30 V,27 A	TRUE MEMNB TOS
Q5E2	X876423-001	FET	TRA-N-CNL,SM,WFNS,4.5 MOHM,30 V,17 A	TRUE MEMNB STM
Q5E2	X875315-001	FET	TRA-N-CNL,SM,WFNS,5 MOHM,30 V,30 A	TRUE MEMNB AOS

MICROSOFT CONFIDENTIAL	PROJECT NAME GREYBULL_RETAIL	PAGE 51/72	CSA PAGE 51/72	FAB M	REV 1.0
---------------------------	---------------------------------	---------------	----------------------	----------	------------

VREG, MEMIOCD




VREG, MEMIOAB




MS_PART#	MATL	REF	DES	TRU	DESCR.	BOM	PROPERTY
Q9F2	X875319	-001	FET	TRUE	MEMNB	IRF	
Q9F2	X875313	-001	FET	TRUE	MEMNB	TOS	
Q9F2	X876429	-001	FET	TRUE	MEMNB	STM	
Q9F2	X875316	-001	FET	TRUE	MEMNB	AOS	
Q9F1	X875318	-001	FET	TRUE	MEMNB	IRF	
Q9F1	X875314	-001	FET	TRUE	MEMNB	TOS	
Q9F1	X876423	-001	FET	TRUE	MEMNB	STM	
Q9F1	X875315	-001	FET	FET	MEMNB	AOS	

VREGS, V5P0




MS_PART#	MATL	EF	DES	DESCR.	BOM PROPERTY
Q3E2	X875318	-001	FET	TRA-N-CNL, SM, MDRB, 6.3 MOHM, 30 V, 24 A	TRUE SP0 IRF
Q3E2	X875314	-001	FET	TRA-N-CNL, SM, MDRB, 5.4 MOHM, 30 V, 27 A	TRUE SP0 TOS
Q3E2	X876423	-001	FET	TRA-N-CNL, SM, MDRB, 4.5 MOHM, 30 V, 17 A	TRUE SP0 STM
Q3E2	X875315	-001	FET	TRA-N-CNL, SM, MDRB, 5 MOHM, 30 V, 30 A	TRUE SP0 A05
Q3E1	X875318	-001	FET	TRA-N-CNL, SM, MDRB, 6.3 MOHM, 30 V, 24 A	FE16 SP0 IRF
Q3E1	X875314	-001	FET	TRA-N-CNL, SM, MDRB, 5.4 MOHM, 30 V, 27 A	FE1 SP0 TOS
Q3E1	X876423	-001	FET	TRA-N-CNL, SM, MDRB, 4.5 MOHM, 30 V, 17 A	TRUE SP0 STM
Q3E1	X875315	-001	FET	TRA-N-CNL, SM, MDRB, 5 MOHM, 30 V, 30 A	FE1 SP0 A05

VREGS, V5P0 DUAL




VREG_V5P0_DUAL_SEL0	VREG_5P0_SEL NGATE/PGATE	V_5P0DUAL
HIGH	LOW	V_5P0STBY
LOW	HIGH	V_5P0


VREGS, V3P3




VREGS, VSOCPHY




VREGS, VSOCPLL + VBURN + VFUSE + VBAT



VREGS, VSB2P5




8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---



MICROSOFT	PROJECT NAME	PAGE	CSA PAGE	FAB	REV
CONFIDENTIAL	GREYBULL_RETAIL	60/72	60/72	M	1.0

VREGS,STANDBY SWITCHERS 3P3


VREG_3P3STBY_IN_SEL	VREG_3P3STBY_IN_SEL_NGATE/PGATE	VREG_3P3STBY_VCC
HIGH	LOW	V_5P0STBY
LOW	HIGH	V_5P0




VREGS,STANDBY SWITCHERS 1P1 + 1P8

V_1P1STBY
NOM.VOLTAGE: 1.13V
MAX RECOMMENDED CURRENT: 1.25A


V_1P8STBY
NOM.VOLTAGE: 1.8V
MAX RECOMMENDED CURRENT: 300MA



IR BLASTER



I2C



8 7 6 5 4 3 2 1

D

C

B

A

FACET, FTDI

42 26 29 OUT SMC_RST_N 100 OHM 1% 402 CH R4E2 1 2

27 IN SPI_MISO 0 OHM 5% 402 CH R4E3 1 2

27 OUT

27 OUT

27 OUT

27 OUT

26 IN SMC_DBG_LED0_SW0 33 OHMS 1% 402 CH R4E4 1 2

27 IN KER_DBG_TXD 33 OHMS 1% 402 CH R4E5 1 2

DB4E3 1

DB4E4 1

66 64 54 53 52 50 40 44 26 BI SMBUS_CLK 0 OHM 5% 402 CH R5T2 1 2

J4E1 2X13HDR

SM EMPTY

2 SPI_MOSI

4

6

8

10 SB_TDO_FACET

12

14

16

18 KER_DBG_RTS_FACET

20 FTDI_SMC_CTS_FACET

22 FTDI_SMC_RTS_FACET

24

26 SMBUS_DATA_FACET

V_3P3STBY

C4E1 1 10UF 50V

C4E2 1 10UF 50V

R4D1 1 33 OHMS 1% 402 CH SB_TDO

27 OUT

27 IN

27 OUT KER_DBG_CTS

R4E1 1 33 OHMS 1% 402 CH KER_DBG_RTS

27 IN

DB4E1 1

DB4E2 1

R5T1 1 0 OHM 5% 402 CH SMBUS_DATA

26 40 44 50 52 53 54 64 66 BI



MICROSOFT CONFIDENTIAL	PROJECT NAME GREYBULL_RETAIL	PAGE 65/72	CSA PAGE 65/72	FAB M	REV 1.0
---------------------------	---------------------------------	---------------	----------------------	----------	------------

8 7 6 5 4 3 2 1


A

[illegible][illegible]


CONN, SWITCHES




CONN, HDT



DEBUG, VR HEADERS AND TEST POINTS





DEBUG, ENET EEPROM + MISC



LABELS AND MOUNTING

HEAT SINK MOUNTING HOLES



INTELLIGENT SERIAL NUMBER TARGET

